Normally, every time a bus bridge sees a transaction on one bus that needs to be forwarded to one other, the first transaction must wait around until eventually the forwarded transaction completes ahead of a result's Completely ready. A single noteworthy exception occurs in the case of memory writes. Here, https://nathanlabsadvisory.com/pci-dss/